Story

RISC vs CISC: which chip architecture is the most efficient?

Preview

Ultimate RISC (Score: 1, Informative)

by Anonymous Coward on 2014-08-29 09:14 (#2RKH)

Well, I'm still waiting for the ultimate RISC CPU, with only one instruction: dwim. That's the only instruction you should ever need.

Re: Ultimate RISC (Score: 4, Funny)

by zafiro17@pipedot.org on 2014-08-29 10:59 (#2RM3)

Took me a minute to figure out "do what I mean." I was thinking, "Deal with it, motherfu ..." Although they're not far apart.

Moderation

Time Reason Points Voter
2014-08-29 11:38 Funny +1 genx@pipedot.org
2014-08-29 22:22 Funny +1 nolimit@pipedot.org
2014-08-29 22:56 Funny +1 computermachine@pipedot.org

Junk Status

Not marked as junk