Comment 2RWK Re: Ultimate RISC

Story

RISC vs CISC: which chip architecture is the most efficient?

Preview

Ultimate RISC (Score: 1, Informative)

by Anonymous Coward on 2014-08-29 09:14 (#2RKH)

Well, I'm still waiting for the ultimate RISC CPU, with only one instruction: dwim. That's the only instruction you should ever need.

Re: Ultimate RISC (Score: 0)

by Anonymous Coward on 2014-08-30 10:32 (#2RWK)

I'd designed just such a CPU back in the '90s. The only problem was, programs always raised the interrupt DIYmf, which got into an endless loop.

Junk Status

Marked as [Not Junk] by bryan@pipedot.org on 2015-01-03 10:57