AMDGPU LLVM Backend Flips On "True16" Mode For All RDNA3 GPUs

A late change to the AMDGPU LLVM compiler back-end that may help efforts particularly for the ROCm compute support on RDNA3 hardware is finally merging support for using true 16-bit instructions and registers on all RDNA3 GPUs...