Network Co-design as a Gateway to Exascale
by Douglas Eadline from High-Performance Computing News Analysis | insideHPC on (#1SZA2)
Achieving better scalability and performance at Exascale will require full data reach. Without this capability, onload architectures force all data to move to the CPU before allowing any analysis. The ability to analyze data everywhere means that every active component in the cluster will contribute to the computing capabilities and boost performance. In effect, the interconnect will become its own "CPU" and provide in-network computing capabilities.
The post Network Co-design as a Gateway to Exascale appeared first on insideHPC.