SERDES Design & Verification Challenges
by from IEEE Spectrum on (#2AVMA)
This presentation highlights the challenges, best practices, and simulation results involved with a 28nm, 4-lane, 250Mb/s to 12.7Gb/s SERDES design using the Analog FastSPICE (AFS) Platform.