European Exascale System Interconnect & Storage

"The project, called ExaNeSt, is based on ARM processors, originally developed for mobile and embedded applications. Where ExaNeSt differs from Mont Blanc, however, is a focus on networking and on the design of applications. ExaNeSt is co-designing the hardware and software, enabling the prototype to run real-life evaluations - facilitating a stable, scalable platform that will be used to encourage the development of HPC applications for use on this ARM based supercomputing architecture."

The post European Exascale System Interconnect & Storage appeared first on insideHPC.