Article 5B7ZN LXer: Andes adds to its Linux-ready RISC-V line-up with L2 and multi-core ready models

LXer: Andes adds to its Linux-ready RISC-V line-up with L2 and multi-core ready models

by
LXer
from LinuxQuestions.org on (#5B7ZN)
Published at LXer:

Andes unveils four new Linux-focused RISC-V cores: The 32-bit A45MP and 64-bit AX45MP support up to 4x cores at up to 2.4GHz and offer optional L2 cache while the 32-bit A27L2 and AX27L2 also add optional L2. Last December when Andes Technology announced its RISC-V architecture AndesCore 27-series of Linux-ready CPU cores, we somehow missed [...]

Read More...latest?d=yIl2AUoC8zA latest?i=r7LBjb6QyqU:JZ2t1ZLhSv0:F7zBnMy latest?i=r7LBjb6QyqU:JZ2t1ZLhSv0:V_sGLiP latest?d=qj6IDK7rITs latest?i=r7LBjb6QyqU:JZ2t1ZLhSv0:gIN9vFwr7LBjb6QyqU
External Content
Source RSS or Atom Feed
Feed Location https://feeds.feedburner.com/linuxquestions/latest
Feed Title LinuxQuestions.org
Feed Link https://www.linuxquestions.org/questions/
Reply 0 comments