Article 6EWPQ Astera Labs Says Its CXL Memory Controller Boosts Server Memory Bandwidth by 50%

Astera Labs Says Its CXL Memory Controller Boosts Server Memory Bandwidth by 50%

by
staff
from Inside HPC & AI News | High-Performance Computing & Artificial Intelligence on (#6EWPQ)
Astera-Leo-CXL-Memory.png

Astera Labs today said its Leo Memory Connectivity Platform is the industry's first Compute Express Link (CXL) memory controller that increases server memory bandwidth by 50 percent while decreasing latency by 25 percent when integrated with the forthcoming 5th Gen Intel Xeon Scalable Processor.

The post Astera Labs Says Its CXL Memory Controller Boosts Server Memory Bandwidth by 50% appeared first on High-Performance Computing News Analysis | insideHPC.

External Content
Source RSS or Atom Feed
Feed Location http://insidehpc.com/feed/
Feed Title Inside HPC & AI News | High-Performance Computing & Artificial Intelligence
Feed Link https://insidehpc.com/
Reply 0 comments