Synopsys Expands Hardware-Assisted Verification Portfolio for Semiconductor Design
by staff from High-Performance Computing News Analysis | insideHPC on (#6V9XB)

SUNNYVALE, Calif.,Feb. 13, 2025 -Synopsys, Inc.(Nasdaq:SNPS) today announced the expansion of its hardware-assisted verification (HAV) portfolio with new HAPS prototyping and ZeBu emulation systems using AMD Versal Premium VP1902 adaptive SoC. Synopsys said the next generation HAPS-200 prototyping and ZeBu-200 emulation systems deliver improved runtime performance, better compile time and improved debug productivity. They are [...]
The post Synopsys Expands Hardware-Assisted Verification Portfolio for Semiconductor Design appeared first on High-Performance Computing News Analysis | insideHPC.