Ambitious hacker reduces worst-case memory latency by up to 93%, but with severe downsides — 1960s bottleneck overcome by hedging memory accesses to avoid running into DRAM refresh stalls

The clever software trick works on both x86 and Arm to radically reduce worst-case memory latency, but it has severe limitations, too.