Sparse Matrix Multiplication
by MichaelS from High-Performance Computing News Analysis | insideHPC on (#P55T)
"A parallel implementation of SpMV can be implemented, using OpenMP directives. However, by allocating memory for each core, data races can be eliminated and data locality can be exploited, leading to higher performance. Besides running on the main CPU, vectorization can be implemented on the Intel Xeon Phi coprocessor. By blocking the data in various chunks, various implementations on the Intel Xeon Phi coprocessor can be run and evaluated."
The post Sparse Matrix Multiplication appeared first on insideHPC.