Highway to HBLL: The missing link between DRAM and L3 found

Chipzilla gets in on Last Level Cache design

A new cache is needed between memory and the tri-level processor cache structure in servers in order to avoid CPU core wait states."