Article 52N4B TSMC Has Started Development of a "2nm" Process Node

TSMC Has Started Development of a "2nm" Process Node

by
Fnord666
from SoylentNews on (#52N4B)

takyon writes:

TSMC Has Started The Development of The 2nm Lithography Process

Earlier this month, we saw that TSMC was getting its CoWoS interposer and 5nm production lines at full capacity. Yesterday, we found out that AMD and Nvidia bought up all of their excess capacity for next-generation GPU and CPU development. They have also been making advancements in 3nm process development, but have not been able to put much work in because many of the tools necessary are currently unavailable or hard to find due to the COVID-19 pandemic. 3nm is already a lot of work as it is, but in a recent shareholders meeting, DigiTimes was able to figure out that TSMC is already planning to start the development of the 2nm Lithographic process.

TSMC's "3nm" node has reportedly been delayed by 6 months due to the pandemic. Samsung is facing similar delays on their own "3nm" node.

TSMC's "5nm" production has not been delayed, and AMD will reportedly use an exclusive enhanced "5nm" node for Zen 4 CPUs in 2021.

Previously: TSMC's Chip-on-Wafer-on-Substrate (CoWoS) Connects Multiple Interposers
High Demand Reported for TSMC's Chip-on-Wafer-on-Substrate Packaging

Original Submission

Read more of this story at SoylentNews.

External Content
Source RSS or Atom Feed
Feed Location https://soylentnews.org/index.rss
Feed Title SoylentNews
Feed Link https://soylentnews.org/
Feed Copyright Copyright 2014, SoylentNews
Reply 0 comments