Article 6C9R1 The Legend of "x86 CPUs Decode Instructions Into RISC Form Internally"

The Legend of "x86 CPUs Decode Instructions Into RISC Form Internally"

by
Fnord666
from SoylentNews on (#6C9R1)

owl writes:

https://fanael.github.io/is-x86-risc-internally.html

There is a widespread idea that modern high-performance x86 processors work by decoding the "complex" x86 instructions into "simple" RISC-like instructions that the rest of the pipeline then operates on. But how close is this idea to how the processors actually work internally?

To answer this question, let's analyze how different x86 processors, ranging from the first "modern" Intel microarchitecture, P6, to their current designs, handle the following simple loop (the code is 32-bit just to allow us to discuss very old x86 processors):

x86 assembly
.loop:
add [edx], eax
add edx, 4
sub eax, 1
jnz .loop

Original Submission

Read more of this story at SoylentNews.

External Content
Source RSS or Atom Feed
Feed Location https://soylentnews.org/index.rss
Feed Title SoylentNews
Feed Link https://soylentnews.org/
Feed Copyright Copyright 2014, SoylentNews
Reply 0 comments